NXP Semiconductors /LPC43xx /SCT /OUT1_CLR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OUT1_CLR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CLR0)CLR0 0 (CLR1)CLR1 0 (CLR2)CLR2 0 (CLR3)CLR3 0 (CLR4)CLR4 0 (CLR5)CLR5 0 (CLR6)CLR6 0 (CLR7)CLR7 0 (CLR8)CLR8 0 (CLR9)CLR9 0 (CLR10)CLR10 0 (CLR11)CLR11 0 (CLR12)CLR12 0 (CLR13)CLR13 0 (CLR14)CLR14 0 (CLR15)CLR15 0RESERVED

Description

SCT output 0 clear register

Fields

CLR0

A 1 in bit m selects event m to clear output n (or set it if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,…, event 15 = bit 15.

CLR1

A 1 in bit m selects event m to clear output n (or set it if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,…, event 15 = bit 15.

CLR2

A 1 in bit m selects event m to clear output n (or set it if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,…, event 15 = bit 15.

CLR3

A 1 in bit m selects event m to clear output n (or set it if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,…, event 15 = bit 15.

CLR4

A 1 in bit m selects event m to clear output n (or set it if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,…, event 15 = bit 15.

CLR5

A 1 in bit m selects event m to clear output n (or set it if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,…, event 15 = bit 15.

CLR6

A 1 in bit m selects event m to clear output n (or set it if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,…, event 15 = bit 15.

CLR7

A 1 in bit m selects event m to clear output n (or set it if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,…, event 15 = bit 15.

CLR8

A 1 in bit m selects event m to clear output n (or set it if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,…, event 15 = bit 15.

CLR9

A 1 in bit m selects event m to clear output n (or set it if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,…, event 15 = bit 15.

CLR10

A 1 in bit m selects event m to clear output n (or set it if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,…, event 15 = bit 15.

CLR11

A 1 in bit m selects event m to clear output n (or set it if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,…, event 15 = bit 15.

CLR12

A 1 in bit m selects event m to clear output n (or set it if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,…, event 15 = bit 15.

CLR13

A 1 in bit m selects event m to clear output n (or set it if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,…, event 15 = bit 15.

CLR14

A 1 in bit m selects event m to clear output n (or set it if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,…, event 15 = bit 15.

CLR15

A 1 in bit m selects event m to clear output n (or set it if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,…, event 15 = bit 15.

RESERVED

Reserved

Links

()